Analyze and optimize the silicide thickness in 45nm CMOS technology using Taguchi method
Taguchi method was used to analyze the experimental data in order to get the optimum average of silicide thickness in 45nm devices. The virtually fabrication of the devices was performed by using ATHENA module. While the electrical characterization of the devices was implemented by using ATLAS modul...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Conference Proceeding |
| Published: |
2017
|
| Online Access: | http://dspace.uniten.edu.my:80/jspui/handle/123456789/5249 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|