Influence of HALO and source/drain implantation on threshold voltage in 45nm PMOS device
In this paper, we investigate the influence of process parameters like HALO and Source/Drain (S/D) Implantation on threshold voltage in 45nm PMOS device. The settings of process parameters were determined by using Taguchi experimental design method. The level of importance of the process parameters...
Saved in:
Main Authors: | Salehuddin F., Ahmad I., Hamid F.A., Zaharim A. |
---|---|
Other Authors: | 36239165300 |
Format: | Article |
Published: |
2023
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Statistical optimization for process parameters to reduce variability of 32 nm PMOS transistor threshold voltage
by: Elgomati H.A., et al.
Published: (2023) -
Impact of different dose and angle in HALO structure for 45nm NMOS device
by: Salehuddin F., et al.
Published: (2023) -
Application of Taguchi method in the optimization of process variation for 32nm CMOS technology
by: Elgomati H.A., et al.
Published: (2023) -
Optimization of process parameter variability in 45 nm PMOS device using Taguchi method
by: Salehuddin F., et al.
Published: (2023) -
Modeling and optimizing of threshold voltage of 32nm NMOS transistor using L18 orthogonal array Taguchi method
by: Elgomati H.A., et al.
Published: (2023)