Cover Image

Vth and ILEAK Optimization using taguchi method at 32nm bilayer graphene PMOS

A 32nm top-gated bilayer Graphene PMOS transistor was optimized and analyzed to find the optimum value of performance parameters besides investigating the process parameter that affects the performance of the bilayer Graphene transistor the most. Firstly, ATHENA and ATLAS modules which can be found...

Full description

Saved in:

Bibliographic Details
Main Authors:	Noor Faizah, Z.A., Ahmad, I., Ker, P.J., Menon, P.S., Afifah Maheran, A.H.
Format:	Article
Language:	English
Published:	2017
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Vth and ILEAK Optimization using taguchi method at 32nm bilayer graphene PMOS
by: Noor Faizah Z.A., et al.
Published: (2023)

Process Characterization of 32nm Semi Analytical Bilayer Graphene-based MOSFET
by: Noor Faizah Z.A., et al.
Published: (2023)

Statistical process modelling for 32nm high-K/metal gate PMOS device
by: Maheran, A.H.A., et al.
Published: (2017)

Statistical process modelling for 32nm high-K/metal gate PMOS device
by: Maheran A.H.A., et al.
Published: (2023)

Modelling of process parameters for 32nm PMOS transistor using Taguchi method
by: Elgomati, H.A., et al.
Published: (2017)

Modelling of process parameters for 32nm PMOS transistor using Taguchi method
by: Elgomati H.A., et al.
Published: (2023)

Effect of process parameter variability on the threshold voltage of downscaled 22nm PMOS using taguchi method
by: Maheran, A.H.A., et al.
Published: (2017)

Effect of process parameter variability on the threshold voltage of downscaled 22nm PMOS using taguchi method
by: Maheran A.H.A., et al.
Published: (2023)

Threshold voltage optimization in a 22nm High-k/Salicide PMOS device
by: Afifah Maheran, A.H., et al.
Published: (2017)

Threshold voltage optimization in a 22nm High-k/Salicide PMOS device
by: Afifah Maheran A.H., et al.
Published: (2023)

Process characterization of 32nm semi analytical bilayer graphene-based mosfet
by: Ibrahim bin Ahmad, Prof. Dr, et al.
Published: (2017)

Threshold voltage and leakage current variability on process parameter in a 22nm PMOS Device
by: Afifah Maheran A.H., et al.
Published: (2023)

Development of process parameters for 22 nm PMOS using 2-D analytical modeling
by: Maheran, A.H.A., et al.
Published: (2017)

Development of process parameters for 22 nm PMOS using 2-D analytical modeling
by: Maheran A.H.A., et al.
Published: (2023)

Scaling down of the 32 nm to 22 nm gate length NMOS transistor
by: Afifah Maheran, A.H., et al.
Published: (2017)

Scaling down of the 32 nm to 22 nm gate length NMOS transistor
by: Afifah Maheran A.H., et al.
Published: (2023)

Application of Taguchi method in designing a 22nm high-k/metal gate NMOS transistor
by: Afifah Maheran, A.H., et al.
Published: (2017)

Application of Taguchi method in designing a 22nm high-k/metal gate NMOS transistor
by: Afifah Maheran A.H., et al.
Published: (2023)

Optimisation of process parameters for lower leakage current in 22 nm n-type MOSFET device using Taguchi method
by: Afifah Maheran, A.H., et al.
Published: (2017)

Optimisation of process parameters for lower leakage current in 22 nm n-type MOSFET device using Taguchi method
by: Afifah Maheran A.H., et al.
Published: (2023)

Optimisation of process parameters for lower leakage current in 22 nm n-type MOSFET device using Taguchi method
by: Afifah Maheran A.H., et al.
Published: (2023)

Statistical optimization for process parameters to reduce variability of 32 nm PMOS transistor threshold voltage
by: Elgomati, H.A., et al.
Published: (2017)

Statistical optimization for process parameters to reduce variability of 32 nm PMOS transistor threshold voltage
by: Elgomati H.A., et al.
Published: (2023)

Optimization of process parameter variability in 45 nm PMOS device using Taguchi method
by: Salehuddin, F., et al.
Published: (2017)

Optimization of process parameter variability in 45 nm PMOS device using Taguchi method
by: Salehuddin F., et al.
Published: (2023)

Optimization of process parameters for threshold voltage and leakage current based on taguchi method
by: Noor Faizah Z.A., et al.
Published: (2023)

Control factors optimization on threshold voltage and leakage current in 22 nm NMOS transistor using Taguchi method
by: Afifah Maheran, A.H., et al.
Published: (2017)

Control factors optimization on threshold voltage and leakage current in 22 nm NMOS transistor using Taguchi method
by: Afifah Maheran A.H., et al.
Published: (2023)

Process parameter optimisation for minimum leakage current in a 22nm p-type MOSFET using Taguchi method
by: Afifah Maheran, A.H., et al.
Published: (2017)

Process parameter optimisation for minimum leakage current in a 22nm p-type MOSFET using Taguchi method
by: Afifah Maheran A.H., et al.
Published: (2023)

Optimization of Process Parameter Variability in 45 nm PMOS Device using Taguchi Method
by: Fauziyah, Salehuddin
Published: (2011)

Application of Taguchi method in the optimization of process variation for 32nm CMOS technology
by: Elgomati, H.A., et al.
Published: (2017)

Application of Taguchi method in the optimization of process variation for 32nm CMOS technology
by: Elgomati H.A., et al.
Published: (2023)

Statistical optimization of process parameters for threshold voltage in 22 nm p-Type MOSFET using Taguchi method
by: Maheran, A.H.A., et al.
Published: (2017)

Statistical optimization of process parameters for threshold voltage in 22 nm p-Type MOSFET using Taguchi method
by: Maheran A.H.A., et al.
Published: (2023)

Effect of Halo structure variations on the threshold voltage of a 22 nm gate length NMOS transistor
by: Afifah Maheran, A.H., et al.
Published: (2017)

Effect of Halo structure variations on the threshold voltage of a 22 nm gate length NMOS transistor
by: Afifah Maheran A.H., et al.
Published: (2023)

Modeling, simulation and optimization of 14nm high-K/metal gate NMOS with taguchi method
by: Mah S.K., et al.
Published: (2023)

Minimum leakage current optimization on 22 nm SOI NMOS device with HfO2/WSix/Graphene gate structure using Taguchi method.
by: Afifah Maheran A.H., et al.
Published: (2023)

Statistical modelling of 14nm n-types MOSFET
by: Noor Faizah, Z.A., et al.
Published: (2017)