A built-in self-test module for 16-bit parallel photon counting circuit using 180 nm CMOS process
This study investigated the use of a built-in-self-test (BIST) module detecting catastrophic errors in photon-counter accumulator for liquid contamination level measurement. Efficient algorithms are exceptionally demanded for a high-count rate and low voltage system photon counting circuit on-chip....
Saved in:
Main Authors: | S., Isaak, H. C., Yeo, C. K., Chang, Y., Yusuf |
---|---|
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/98859/1/SIsaac2022_ABuiltInSelfTestModule.pdf http://eprints.utm.my/id/eprint/98859/ http://dx.doi.org/10.1088/1742-6596/2312/1/012039 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A 16-bit Brent-Kung Adder scheme for linear array photon counting circuit
by: Isaak, Suhaila, et al.
Published: (2023) -
A parallel built-in self-test design for photon counting array
by: Png, Ricky Keh Jing
Published: (2022) -
16-bit fault tolerant sparse Kogge Stone Adder using 0.18µm CMOS technology
by: Chang, Chin Kai, et al.
Published: (2020) -
High accuracy dual output voltage reference circuit for differential 10-bit successive approximation register analog to digital converter using 180nm technology
by: Yusuf, Siti Idzura
Published: (2020) -
The design of 16X1 array photon counting circuit with brent-kung adder optimization
by: Mohammed Ndottiwa, Abubakar
Published: (2020)