Cover Image

Testing and debugging mechanisms for network-on-chip

Saved in:

Bibliographic Details
Main Author:	Rajagopal , R. Selvakumar
Format:	Thesis
Published:	2009
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/id/eprint/18584/
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Multi-tap architecture for IP core testing and debugging on network-on-chip
by: Rajagopal, R. S., et al.
Published: (2011)

ON-BOARD FUNCTIONAL TEST AND DEBUG PLATFORM FOR PROCESSORS
by: ALI, GHAZANFAR
Published: (2014)

ON-BOARD FUNCTIONAL TEST AND DEBUG PLATFORM FOR PROCESSORS
by: ALI, GHAZANFAR
Published: (2015)

Open source microprocessor and on-chip-bus for system-on-chip
by: Ahmad Zabidi, Muhammad Mun'im, et al.
Published: (2008)

A Test Vector Minimization Algorithm Based On Delta Debugging For Post-Silicon Validation Of Pcie Rootport
by: Toh , Yi Feng
Published: (2017)

Network-on-chip non-preemptive test scheduling
by: Mispan, Mohd. Syafiq
Published: (2010)

Built-in self test power and test time analysis in on-chip networks
by: Senejani, Mahdieh Nadi, et al.
Published: (2015)

Network-on-chip fault detection and router self-test
by: Wan Sallehuddin, Wan Mohd. Amir Haris
Published: (2014)

Implementation Of Modular Testing In Bios Development And Debug
by: Teh , Hong Hor
Published: (2014)

Network on chip prototyping and emulation
by: Tay, Huey Fen
Published: (2010)

Review of Network on Chip Architectures
by: Hussin, Fawnizu Azmadi, et al.
Published: (2017)

Adaptive online fault detection on network-on-chip based on packet logging mechanism
by: Loo, Ling Kim
Published: (2015)

Network-on-chip implementation of hierarchical torus network
by: Rahman, M.M. Hafizur, et al.
Published: (2013)

A network-on-chip simulation framework for homogeneous multi-processor system-on-chip
by: Hau, Yuan Wen, et al.
Published: (2011)

Modeling router hotspots on network-on-chip
by: Junos, S. A. M., et al.
Published: (2011)

Modelling router hotspots on network-on-chip
by: Ibrahim, Izzeldin, et al.
Published: (2011)

A centralized token-based medium access control mechanism for wireless network-on-chip
by: Fasiku, A. I., et al.
Published: (2021)

AMBA AXI bus to network-on-chip bridge
by: Ng, Keng Yoke
Published: (2013)

Runtime network-on-chip thermal and power balancing
by: Rusli, M. S., et al.
Published: (2017)

Bio-inspired fault tolerant network on chip
by: Hussin, Fawnizu Azmadi, et al.
Published: (2017)

On the Impact of Routing and Network Size for Wireless Network-on-Chip Performance
by: Asrani, Lit, et al.
Published: (2018)

Power Optimization for Mesh Network-on-Chip Architecture: Multilevel Network Partitioning Approach
by: Asrani, Lit, et al.
Published: (2013)

Area Optimization for Networks-on-Chip Architectures using Deep Network Partitioning
by: Asrani, Lit, et al.
Published: (2011)

Network-on-chip mesh topology modeling and performance analysis
by: Junos @ Yunus, Siti Aisah
Published: (2009)

Development of a wormhole router archicture for network on chip
by: Lee, Cheen Kok
Published: (2009)

ProNoC: a low latency network-on-chip based many-core system-on-chip prototyping platform
by: Monemi, A., et al.
Published: (2017)

Core-Based Testing of Multiprocessor System-on-Chips Utilizing Hierarchical Functional Buses
by: Hussin, Fawnizu Azmadi, et al.
Published: (2007)

Network-on-chip network adapter
by: Sha’ari, Mohd. Farhan
Published: (2009)

Power-aware system-on-chip test scheduling based on enhanced rectangle packing algorithm
by: Sua, Jia Pao
Published: (2010)

Adaptive look-ahead routing for low latency network-on-chip
by: Al Areqi, Nadera Najib Qaid
Published: (2014)

Power-aware system-on-chip test scheduling using enhanced rectangle packing algorithm
by: Chia, Yee Ooi, et al.
Published: (2012)

Thermal-safe system-on-chip test scheduling using dynamic voltage and frequency scaling
by: Hassan, Hasliza
Published: (2018)

Enhanced wormhole router and network adapter architectures with virtual circuit support for network on chip
by: Wang, Hsin We
Published: (2011)

Network partitioning domain knowledge multiobjective application mapping for large-scale network-on-chip
by: Tei, Yin Zhen, et al.
Published: (2014)

System-on-chip (SoC) testing using adhoc high-level design for-testability method
by: Cheng, Chen Kong
Published: (2009)

Network-on-chip floorplanning and application mapping using cross-entropy method
by: Tan, Chee Wei
Published: (2015)

Characterization of subnets, virtual channel and routing on wireless network-on-chip performance
by: Fasiku, Ayodeji Ireti, et al.
Published: (2020)

Virtual channel and switch allocation for low latency network-on-chip routers
by: Monemi, A., et al.
Published: (2015)

Area-optimal cache coherent protocol for many-core network-on-chip
by: Ng, Wai Kin
Published: (2022)

TOPOLOGICAL DESIGN EXPLORATION FOR 10×10 MESH WIRELESS NETWORK-ON-CHIP
by: Raynold Gerijih Belasap Anak David, -
Published: (2022)