Characterization of electrostatic discharge threshold voltage of phase-shift mask reticle
A reticle is a stencil used in lithography process for forming integrated circuit (IC) on silicon substrate. It consists of a thin (100 nm) coating of masking metallic patterned (features) with critical dimension (CD) of nanometers on a thicker quartz substrate. The features can be damaged by electr...
保存先:
主要な著者: | Razman, Harriman, Awang Md Isa, Azmi, Suaidi, Mohamad Kadim, Chik, Mohd Azizi |
---|---|
フォーマット: | 論文 |
言語: | English |
出版事項: |
Institute Of Advanced Engineering And Science (IAES)
2022
|
オンライン・アクセス: | http://eprints.utem.edu.my/id/eprint/26201/2/24876-50758-1-PB.PDF http://eprints.utem.edu.my/id/eprint/26201/ https://ijece.iaescore.com/index.php/IJECE/article/view/24876/15469 |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料
-
Experimental quantification of electrostatic damage (ESD) in binary reticle with feature of nanometre scale gaps
著者:: Razman, Harriman, 等
出版事項: (2022) -
Characterization of reticle esd threshold voltage measurement for CMOS semiconductor manufacturing
著者:: Razman, Harriman
出版事項: (2022) -
A Preliminary Study Of Characterization Techniques For Reticle ESD Threshold Voltage Measurement
著者:: Harriman, Razman, 等
出版事項: (2016) -
Electrostatic Discharge For Sysyem On Chip Applications
著者:: Yuet, Cheryl She Siew
出版事項: (2017) -
Study on threshold voltage shifts and reliability in PFETs by high-voltage on-state and off-state stress
著者:: Alias, Nurul Ezaila
出版事項: (2013)