Design and realization of a high Speed Multiplier Accumulator (MAC) unit for low power applications
A fast and energy-efficient multiplier is always needed in electronics industry especially DSP, image processing and arithmetic units in microprocessors. Multiplier is such an important element which contributes substantially to the total power consumption of the system. On VLSI level, the area als...
Saved in:
Main Author: | Mohd Nazri Md Rejab |
---|---|
Other Authors: | Nazuhusna Khalid (Advisor) |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/2012 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
by: Norsaifulrudin Mat Zuki
Published: (2008) -
Design and implementation of embedded concurrent multiply-accumulate (MAC) functional units on FPGA for fast processing and accurate throughput
by: Mohd Azuan, Md Akhir
Published: (2016) -
8-bits X 8-bits modified Booth 1’s complement multiplier
by: Norafiza Salehan
Published: (2008) -
High speed 8-bits x 8-bits Wallace Tree multiplier
by: Tajul Hamimi Harun
Published: (2008) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
by: Wan Hasan, Wan Zuha
Published: (2000)