Similar Items

• Design and FPGA Implementation of PLL-based Quarter-rate Clock and Data Recovery Circuit
  by: Maher Assaad,, et al.
  Published: (2012)
• Design and FPGA implementation of PLL-based quarter-rate clock and data recovery circuit
  by: Maher Assaad ,, et al.
  Published: (2012)
• Design and FPGA Implementation of PLL-based Quarter-rate Clock and Data Recovery Circuit
  by: Alser, Mohammed, et al.
  Published: (2012)
• CMOS IC Design and Verilog-A Modelling of 10-Gb/s PLL-Based Deserializer for Inter-Chip Communication in SOC
  by: Assaad, Maher
  Published: (2007)
• Low power 130 nm CMOS Johnson Counter with clock gating technique
  by: Amran, Nur Syuhadah, et al.
  Published: (2018)