Design and FPGA implementation of PLL-based quarter-rate clock and data recovery circuit
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Citation Index Journal |
| Published: |
2012
|
| Online Access: | http://eprints.utp.edu.my/9303/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|