Cover Image

20 GB/S REFERENCELESS QUARTER-RATE PLL-BASED CLOCK DATA RECOVERY CIRCUIT IN 130 NM CMOS TECHNOLOGY

Saved in:
Bibliographic Details
Main Author: Assaad, Maher
Format: Conference or Workshop Item
Published: 2008
Subjects:
TK Electrical engineering. Electronics Nuclear engineering
Online Access:http://eprints.utp.edu.my/3530/1/Binder2.pdf
http://eprints.utp.edu.my/3530/
Tags: Add Tag
No Tags, Be the first to tag this record!
id my.utp.eprints.3530
record_format eprints
spelling my.utp.eprints.35302017-01-19T08:26:24Z 20 GB/S REFERENCELESS QUARTER-RATE PLL-BASED CLOCK DATA RECOVERY CIRCUIT IN 130 NM CMOS TECHNOLOGY Assaad, Maher TK Electrical engineering. Electronics Nuclear engineering 2008 Conference or Workshop Item PeerReviewed application/pdf http://eprints.utp.edu.my/3530/1/Binder2.pdf Assaad, Maher (2008) 20 GB/S REFERENCELESS QUARTER-RATE PLL-BASED CLOCK DATA RECOVERY CIRCUIT IN 130 NM CMOS TECHNOLOGY. In: Proceedings of the 15th International Conference MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS. http://eprints.utp.edu.my/3530/
institution Universiti Teknologi Petronas
building UTP Resource Centre
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Teknologi Petronas
content_source UTP Institutional Repository
url_provider http://eprints.utp.edu.my/
topic TK Electrical engineering. Electronics Nuclear engineering
spellingShingle TK Electrical engineering. Electronics Nuclear engineering
Assaad, Maher
20 GB/S REFERENCELESS QUARTER-RATE PLL-BASED CLOCK DATA RECOVERY CIRCUIT IN 130 NM CMOS TECHNOLOGY
format Conference or Workshop Item
author Assaad, Maher
author_facet Assaad, Maher
author_sort Assaad, Maher
title 20 GB/S REFERENCELESS QUARTER-RATE PLL-BASED CLOCK DATA RECOVERY CIRCUIT IN 130 NM CMOS TECHNOLOGY
title_short 20 GB/S REFERENCELESS QUARTER-RATE PLL-BASED CLOCK DATA RECOVERY CIRCUIT IN 130 NM CMOS TECHNOLOGY
title_full 20 GB/S REFERENCELESS QUARTER-RATE PLL-BASED CLOCK DATA RECOVERY CIRCUIT IN 130 NM CMOS TECHNOLOGY
title_fullStr 20 GB/S REFERENCELESS QUARTER-RATE PLL-BASED CLOCK DATA RECOVERY CIRCUIT IN 130 NM CMOS TECHNOLOGY
title_full_unstemmed 20 GB/S REFERENCELESS QUARTER-RATE PLL-BASED CLOCK DATA RECOVERY CIRCUIT IN 130 NM CMOS TECHNOLOGY
title_sort 20 gb/s referenceless quarter-rate pll-based clock data recovery circuit in 130 nm cmos technology
publishDate 2008
url http://eprints.utp.edu.my/3530/1/Binder2.pdf
http://eprints.utp.edu.my/3530/
_version_ 1738655271461322752
score 13.211869

Similar Items