A Case Study of Process Variation Effect to SoC Analog Circuits
Recent submicron process technology scaling leads the urgency to build an efficient methodology of characterizing and modeling the process variation effect, for example, the threshold voltage, Vt. This is one of the key process parameters that must be extensively modeled and validated for accurate c...
Saved in:
Main Authors: | Latif, Mohd Azman Abdul, Zain Ali, Noohul Basheer, Hussin, Fawnizu Azmadi |
---|---|
Format: | Conference or Workshop Item |
Published: |
2011
|
Online Access: | http://eprints.utp.edu.my/11996/1/06069366.pdf http://eprints.utp.edu.my/11996/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A Case Study for Reliability-Aware in SoC Analog
Circuit Design
by: Mohd Azman, Abdul Latif, et al.
Published: (2010) -
NBTI-induced 8-Bit DAC circuit mismatch in System-On-Chip (SoC)
by: Abdul Latif, Mohd Azman, et al.
Published: (2011) -
IDVP (Intra-Die Variation Probe) for System-On-Chip (SoC) Infant Mortality Screen
by: Abdul Latif, Mohd Azman, et al.
Published: (2011) -
RedSOCs‐3D: Thermal‐safe Test Scheduling for 3D‐Stacked SoC
by: Hussin, Fawnizu Azmadi, et al.
Published: (2010) -
Scheduling Power-Constrained Tests through the SoC Functional Bus
by: Hussin, Fawnizu Azmadi, et al.
Published: (2008)