封面圖片

SoC test scheduling algorithm using enhanced rectangle packing

The System-on-Chip (SoC) test scheduling algorithm based on rectangle packing was previously proposed by Iyengar et al. in 2002. This method had been proven its effectiveness on SoC test application time optimization. Xia et al. further improve the flexibility of rectangle packing approach by implem...

Saved in:

書目詳細資料
主要作者:	Lee, Siaw Chen
格式:	Thesis
語言:	English
出版:	2009
主題:	TK Electrical engineering. Electronics Nuclear engineering
在線閱讀:	http://eprints.utm.my/id/eprint/18548/1/LeeSiawChenMFKE2009.pdf http://eprints.utm.my/id/eprint/18548/
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

Power-aware system-on-chip test scheduling using enhanced rectangle packing algorithm
由: Chia, Yee Ooi, et al.
出版: (2012)

Power-aware system-on-chip test scheduling based on enhanced rectangle packing algorithm
由: Sua, Jia Pao
出版: (2010)

Scheduling Power-Constrained Tests through the SoC Functional Bus
由: Hussin, Fawnizu Azmadi, et al.
出版: (2008)

RedSOCs‐3D: Thermal‐safe Test Scheduling for 3D‐Stacked SoC
由: Hussin, Fawnizu Azmadi, et al.
出版: (2010)

System-on-chip (SoC) testing using adhoc high-level design for-testability method
由: Cheng, Chen Kong
出版: (2009)

A Case Study for Reliability-Aware in SoC Analog Circuit Design
由: Mohd Azman, Abdul Latif, et al.
出版: (2010)

NBTI-induced 8-Bit DAC circuit mismatch in System-On-Chip (SoC)
由: Abdul Latif, Mohd Azman, et al.
出版: (2011)

SystemC-based electronic system level design methodology for SoC design-space exploration
由: Hau, Yuan Wen, et al.
出版: (2008)

Electronic system level (ESL) design methodology for IP-based system-on-chip (SoC)
由: Khalil-Hani, Mohamed, et al.
出版: (2007)

An FPGA-based design and implementation of an all-digital serializer for inter module communication in SoC
由: Assaad, Maher, et al.
出版: (2011)

IDVP (Intra-Die Variation Probe) for System-On-Chip (SoC) Infant Mortality Screen
由: Abdul Latif, Mohd Azman, et al.
出版: (2011)

Power-Constrained SOC Test Schedules through Utilization of Functional Buses
由: Hussin, Fawnizu Azmadi, et al.
出版: (2006)

SystemC-based HW/SW co-simulation platform for system-on-chip (SoC) design space exploration
由: Hau, Y. W., et al.
出版: (2009)

Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
由: Teh , J-Wing
出版: (2004)

USM bangun sistem SoC
由: Harian Metro
出版: (2018)

Design consideration for successful delay fault testing in SOC
由: Dass, Sreedharan Baskara, et al.
出版: (2004)

SoC-based biomedical embedded system design of arrhythmia detector
由: Lin Kam, K., et al.
出版: (2016)

Efficient QRS complex detection algorithm implementation on soc-based embedded system
由: Hashim, M. A., et al.
出版: (2016)

Partitioning for a Concept-Based SoC Design to Address Product Evolution
由: Ahmed, Waseem, et al.
出版: (2007)

A Case Study of Process Variation Effect to SoC Analog Circuits
由: Latif, Mohd Azman Abdul, et al.
出版: (2011)

Efficient QRS complex detection algorithm implementation on SOC-based embedded system
由: Hashim, Muhammad Amin, et al.
出版: (2016)

Design and implementation of embedded vision-based tracking system using FPGA-SoC
由: Saif Najim, Ismail
出版: (2017)

Implementation of VLSI design flow for MIPS-based SOC
由: Lee, Zhao Min
出版: (2022)

NEGATIVE BIAS TEMPERATURE INSTABILITY STUDIES FOR ANALOG SOC CIRCUITS
由: ABDUL LATIF, MOHD AZMAN
出版: (2012)

Sub-picosecond jitter resolution wide range digital delay line for SoC integration
由: Abdulrazzaq, Bilal Isam, et al.
出版: (2015)

Fsm-Based Enhanced March C- Algorithm For Memory Built-In Self-Test
由: CH’NG , MING ZONG
出版: (2017)

Integrating Dynamic Limiting Mechanism in Electric Scooters to Mitigate Range Anxiety via SoC-Tracking Range-Enhancement Attachment (STRETCH)
由: Kamarudin, K.A.C., et al.
出版: (2024)

Sub-micron technology development and system-on-chip (Soc) design - data compression core
由: Husin, Nasir Sheikh
出版: (2002)

Designing a control system based on SOC estimation of BMS for PV-Solar system
由: Buswig, Yonis.M.Yonis, et al.
出版: (2020)

UKM8032 microcontroller design and FPGA implementation by integrating DW8051 IP Core for SoC design
由: Chong, Victer, et al.
出版: (2004)

Design and implementation of embedded true parallelism jammer system using FGPA-SoC for low design complexity
由: Hussein Ibrahim, Hussein
出版: (2017)

Network-on-chip non-preemptive test scheduling
由: Mispan, Mohd. Syafiq
出版: (2010)

Analysis of the internal temperature of the cells in a battery pack during SOC balancing
由: Mizanur, Rahman, et al.
出版: (2017)

Hop aware scheduling algorithm for TCP performance enhancement in multi hop relay wimax
由: Ismael, F. R., et al.
出版: (2012)

Hardware And Software Implementation Of Artificial Neural Network In Altera De1-Soc
由: Lim, Chun Ming
出版: (2017)

DESIGN AND CHARACTERIZATION OF LOW-POWER LOW-NOISE ALLDIGITAL SERIAL LINK FOR POINT-TO-POINT COMMUNICATION IN SOC
由: ALSER, MOHAMMED H K
出版: (2013)

Lithium ferro phosphate (LiFePO4) battery soc estimation using particle filter (PF)
由: Md. Siam, Noor Iswaniza
出版: (2020)

Just queueing (JQ): Scheduling algorithm for the internet
由: Miaji, Yaser, et al.
出版: (2009)

Fair Scheduling Algorithm for Wireless Sensor Networks.
由: Sheikh, Muhammad Aman, et al.
出版: (2011)

CMOS IC Design and Verilog-A Modelling of 10-Gb/s PLL-Based Deserializer for Inter-Chip Communication in SOC
由: Assaad, Maher
出版: (2007)