Cover Image

SoC test scheduling algorithm using enhanced rectangle packing

The System-on-Chip (SoC) test scheduling algorithm based on rectangle packing was previously proposed by Iyengar et al. in 2002. This method had been proven its effectiveness on SoC test application time optimization. Xia et al. further improve the flexibility of rectangle packing approach by implem...

Full description

Saved in:

Bibliographic Details
Main Author:	Lee, Siaw Chen
Format:	Thesis
Language:	English
Published:	2009
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/id/eprint/18548/1/LeeSiawChenMFKE2009.pdf http://eprints.utm.my/id/eprint/18548/
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Power-aware system-on-chip test scheduling using enhanced rectangle packing algorithm
by: Chia, Yee Ooi, et al.
Published: (2012)

Power-aware system-on-chip test scheduling based on enhanced rectangle packing algorithm
by: Sua, Jia Pao
Published: (2010)

Scheduling Power-Constrained Tests through the SoC Functional Bus
by: Hussin, Fawnizu Azmadi, et al.
Published: (2008)

RedSOCs‐3D: Thermal‐safe Test Scheduling for 3D‐Stacked SoC
by: Hussin, Fawnizu Azmadi, et al.
Published: (2010)

System-on-chip (SoC) testing using adhoc high-level design for-testability method
by: Cheng, Chen Kong
Published: (2009)

A Case Study for Reliability-Aware in SoC Analog Circuit Design
by: Mohd Azman, Abdul Latif, et al.
Published: (2010)

NBTI-induced 8-Bit DAC circuit mismatch in System-On-Chip (SoC)
by: Abdul Latif, Mohd Azman, et al.
Published: (2011)

SystemC-based electronic system level design methodology for SoC design-space exploration
by: Hau, Yuan Wen, et al.
Published: (2008)

Electronic system level (ESL) design methodology for IP-based system-on-chip (SoC)
by: Khalil-Hani, Mohamed, et al.
Published: (2007)

An FPGA-based design and implementation of an all-digital serializer for inter module communication in SoC
by: Assaad, Maher, et al.
Published: (2011)

IDVP (Intra-Die Variation Probe) for System-On-Chip (SoC) Infant Mortality Screen
by: Abdul Latif, Mohd Azman, et al.
Published: (2011)

Power-Constrained SOC Test Schedules through Utilization of Functional Buses
by: Hussin, Fawnizu Azmadi, et al.
Published: (2006)

SystemC-based HW/SW co-simulation platform for system-on-chip (SoC) design space exploration
by: Hau, Y. W., et al.
Published: (2009)

Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
by: Teh , J-Wing
Published: (2004)

USM bangun sistem SoC
by: Harian Metro
Published: (2018)

Design consideration for successful delay fault testing in SOC
by: Dass, Sreedharan Baskara, et al.
Published: (2004)

SoC-based biomedical embedded system design of arrhythmia detector
by: Lin Kam, K., et al.
Published: (2016)

Efficient QRS complex detection algorithm implementation on soc-based embedded system
by: Hashim, M. A., et al.
Published: (2016)

Partitioning for a Concept-Based SoC Design to Address Product Evolution
by: Ahmed, Waseem, et al.
Published: (2007)

A Case Study of Process Variation Effect to SoC Analog Circuits
by: Latif, Mohd Azman Abdul, et al.
Published: (2011)

Efficient QRS complex detection algorithm implementation on SOC-based embedded system
by: Hashim, Muhammad Amin, et al.
Published: (2016)

Design and implementation of embedded vision-based tracking system using FPGA-SoC
by: Saif Najim, Ismail
Published: (2017)

Implementation of VLSI design flow for MIPS-based SOC
by: Lee, Zhao Min
Published: (2022)

NEGATIVE BIAS TEMPERATURE INSTABILITY STUDIES FOR ANALOG SOC CIRCUITS
by: ABDUL LATIF, MOHD AZMAN
Published: (2012)

Sub-picosecond jitter resolution wide range digital delay line for SoC integration
by: Abdulrazzaq, Bilal Isam, et al.
Published: (2015)

Fsm-Based Enhanced March C- Algorithm For Memory Built-In Self-Test
by: CH’NG , MING ZONG
Published: (2017)

Integrating Dynamic Limiting Mechanism in Electric Scooters to Mitigate Range Anxiety via SoC-Tracking Range-Enhancement Attachment (STRETCH)
by: Kamarudin, K.A.C., et al.
Published: (2024)

Sub-micron technology development and system-on-chip (Soc) design - data compression core
by: Husin, Nasir Sheikh
Published: (2002)

Designing a control system based on SOC estimation of BMS for PV-Solar system
by: Buswig, Yonis.M.Yonis, et al.
Published: (2020)

UKM8032 microcontroller design and FPGA implementation by integrating DW8051 IP Core for SoC design
by: Chong, Victer, et al.
Published: (2004)

Design and implementation of embedded true parallelism jammer system using FGPA-SoC for low design complexity
by: Hussein Ibrahim, Hussein
Published: (2017)

Analysis of the internal temperature of the cells in a battery pack during SOC balancing
by: Mizanur, Rahman, et al.
Published: (2017)

Network-on-chip non-preemptive test scheduling
by: Mispan, Mohd. Syafiq
Published: (2010)

Hop aware scheduling algorithm for TCP performance enhancement in multi hop relay wimax
by: Ismael, F. R., et al.
Published: (2012)

Hardware And Software Implementation Of Artificial Neural Network In Altera De1-Soc
by: Lim, Chun Ming
Published: (2017)

DESIGN AND CHARACTERIZATION OF LOW-POWER LOW-NOISE ALLDIGITAL SERIAL LINK FOR POINT-TO-POINT COMMUNICATION IN SOC
by: ALSER, MOHAMMED H K
Published: (2013)

Lithium ferro phosphate (LiFePO4) battery soc estimation using particle filter (PF)
by: Md. Siam, Noor Iswaniza
Published: (2020)

Just queueing (JQ): Scheduling algorithm for the internet
by: Miaji, Yaser, et al.
Published: (2009)

Fair Scheduling Algorithm for Wireless Sensor Networks.
by: Sheikh, Muhammad Aman, et al.
Published: (2011)

CMOS IC Design and Verilog-A Modelling of 10-Gb/s PLL-Based Deserializer for Inter-Chip Communication in SOC
by: Assaad, Maher
Published: (2007)