Cover Image

System level modelling of compressed memory architecture using system c

A compressed memory hierarchy using an indirect index cache.

Saved in:

Bibliographic Details
Main Authors:	Md. Yusof, Zulkifli, Khalil Hani, Mohamed
Format:	Conference or Workshop Item
Published:	2007
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/id/eprint/14501/
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Compressed memory management modelling using SystemC
by: Md. Yusof, Zulkifli, et al.
Published: (2008)

SystemC-based electronic system level design methodology for SoC design-space exploration
by: Hau, Yuan Wen, et al.
Published: (2008)

Stream processor architecture – streaming memory system
by: Ngo, Wai Loon
Published: (2015)

Electronic system level (ESL) design methodology for IP-based system-on-chip (SoC)
by: Khalil-Hani, Mohamed, et al.
Published: (2007)

SystemC-based HW/SW co-simulation platform for system-on-chip (SoC) design space exploration
by: Hau, Y. W., et al.
Published: (2009)

SystemC-based hardware/software co-design of elliptic curve cryptographic system for network mutual authentication
by: Hau, Y. W., et al.
Published: (2011)

High-performance, fault-tolerant architecture for reliable hybrid nanolectronic memories
by: Haron, Nor Zaidi, et al.
Published: (2012)

Development Of Efficient Multi-Level Discrete Wavelet Transform Hardware Architecture For Image Compression
by: Hasan Al-Jumail, Khamees Khalaf
Published: (2015)

SOFT ERROR MITIGATION IN MEMORY SYSTEM
by: Norhuzaimin, Julai, et al.
Published: (2023)

Modelling of a shape memory control system and L2 stability analysis
by: Abdul Wahab, Norhaliza
Published: (2004)

Speech compression using compressive sensing on a multicore system
by: Gunawan, Teddy Surya, et al.
Published: (2011)

Hardware transactional memory architecture with adaptive version management for multi-processor FPGA platforms
by: Sirkunan, J., et al.
Published: (2017)

$Implementation of fractal image compression on XPU architecture using intel oneAPI™ approach$

Implementation of fractal image compression on XPU architecture using intel oneAPI™ approach
by: Md. Dan, Mohammad Adib
Published: (2022)

An efficient March (5n) FSM-Based Memory Built-In Self Test (MBIST) architecture
by: Nguan Kong, T. S., et al.
Published: (2021)

An efficient march (5n) FSM-based Memory Built-In Self Test (MBIST) architecture
by: Nguan Kong, T. S., et al.
Published: (2021)

FPGA-based embedded hand vein biometric authentication system
by: Mohd. Hani, Mohamed Khalil
Published: (2009)

Design and development of memory system for 32 bits 5-stage pipelined processor: Main memory (DRAM) integration.
by: Kim, Yuh Chang
Published: (2013)

Parallelization Of CCSDS Hyperspectral Image Compression Using C++
by: Tan, Lit Chez
Published: (2018)

An FPGA-based quantum computing emulation framework based on serial-parallel architecture
by: Lee, Yee Hui, et al.
Published: (2016)

A generic top-level mechanism for accelerating signal recovery in compressed sensing
by: Rateb, A. M., et al.
Published: (2017)

A cryptographic service provider (CSP) for an FPGA-based cryptohardware system
by: Khalil-Hani, Mohamed, et al.
Published: (2007)

The development and optimization of processes for the expression of sialylated recombinant human therapeutic glycoprotein in insect cell-baculovirus system.
by: Mohd. Hani, Mohamed Khalil
Published: (2001)

System-on-chip (SoC) testing using adhoc high-level design for-testability method
by: Cheng, Chen Kong
Published: (2009)

Redundant Residue Number System Code for Fault-Tolerant Hybrid Memories
by: Haron, Nor Zaidi
Published: (2011)

Redundant Residue Number System Code for Fault-Tolerant Hybrid Memories
by: Haron, Nor Zaidi, et al.
Published: (2011)

A March 5n FSM-based memory built-in self-test (MBIST) architecture with diagnosis capabilities
by: Ng, Kok Heng, et al.
Published: (2022)

An efficient march (5n) FSM-based Memory Built-in Self-Test (MBIST) architecture with diagnosis capabilities
by: Ng, Kok Heng
Published: (2022)

Design and Construction of Liquid Level Measurement System
by: Mohd Annuar, Khalil Azha, et al.
Published: (2015)

Reused Frequency-Based Replacement Policy With Program Counter Predictor On Various Memory Access Types For Last Level Cache Memory
by: Yee, Ming Chung
Published: (2019)

$Deep pipeline architecture for fast fractal color image compression utilizing inter-color correlation$

Deep pipeline architecture for fast fractal color image compression utilizing inter-color correlation
by: Saad, Abdul-Malik H. Y., et al.
Published: (2022)

Crypto Embedded System for Electronic Document
by: Ahmad, Illiasaak, et al.
Published: (2006)

Biometric encryption using fingerprint fuzzy vault for FPGA-based embedded systems
by: Mohd. Hani, Mohamed Khalil, et al.
Published: (2009)

PCANet-Based Convolutional Neural Network Architecture for a Vehicle Model Recognition System
by: Soon, Foo Chong, et al.
Published: (2019)

Iterative RLC models for interconnect delay optimization in VLSI routing algorithms
by: Md. Yusof , Zulkifli, et al.
Published: (2008)

Fsm-Based Enhanced March C- Algorithm For Memory Built-In Self-Test
by: CH’NG , MING ZONG
Published: (2017)

Development of mini scale compressed air energy storage system
by: Alias , Khamis, et al.
Published: (2011)

Field programmable gate array architecture of proportional-integral-derivative controller
by: Yusof, Zulkifli
Published: (2015)

A closed loop control based power manager for WiNoC architectures
by: Rusli, Mohd. Shahrizal, et al.
Published: (2014)

A Vanet System Architecture for Controlling Traffic Light
by: Napiah, Madzlan
Published: (2011)

Traffic Light Control Using VANET System Architecture
by: Maythem Kamal , Abbas, et al.
Published: (2011)