Extraction of SPICE model for double gate vertical MOSFET
Vertical MOSFETs device have one important disadvantage, which is higher overlap capacitances such as the separated gate-source and gate-drain parasitic capacitances (CGSO and CGDO), which is known to be most crucial to the high-frequency/speed performance but very hard to extract. In this paper pre...
Saved in:
Main Authors: | Suseno, Jatmiko E., Ahmad, Muhammad Taghi, Riyadi, Munawar A., Ismail, Razali |
---|---|
Format: | Book Section |
Published: |
IEEE
2009
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/14310/ http://dx.doi.org/10.1109/AMS.2009.129 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Artificial intelligence techniques for SPICE optimization of mosfet modeling
by: E. Suseno, Jatmiko, et al.
Published: (2009) -
Vertical double gate MOSFET for nanoscale device with fully depleted feature
by: Riyadi, Munawar A., et al.
Published: (2009) -
The future of non-planar nanoelectronics MOSFET devices: a review
by: Riyadi, Munawar A., et al.
Published: (2010) -
Investigation of pillar thickness variation effect on oblique rotating implantation (ORI)-Based Vertical Double Gate MOSFET
by: Ismail, Razali, et al.
Published: (2010) -
Modeling of drain current for grooved-gate mosfet
by: Suseno, Jatmiko Endro, et al.
Published: (2012)