Process Parameters Optimization of 14nm MOSFET Using 2-D Analytical Modelling
This paper presents the modeling and optimization of 14nm gate length CMOS transistor which is down-scaled from previous 32nm gate length. High-k metal gate material was used in this research utilizing Hafnium Dioxide (HfO2) as dielectric and Tungsten Silicide (WSi2) and Titanium Silicide (TiSi2) as...
Saved in:
| Main Authors: | , , , , , , |
|---|---|
| 格式: | |
| 出版: |
2017
|
| 在線閱讀: | http://dspace.uniten.edu.my:8080/jspui/handle/123456789/5185 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|