LFSR based fast seed selection technique reducing test time of I DDQ testing
This paper proposed IDDQ testing of combinational circuit using Linear Feedback Shift Register (LFSR) based fast seed selection technique. Although IDDQ testing is known to be effective to detect faults in CMOS circuit, test time of IDDQ testing is larger than that of logic testing. To reduce test t...
Saved in:
Main Authors: | Islam S.Z., Jidin R.B., Ali M.A.M. |
---|---|
Other Authors: | 55432804400 |
Format: | Conference paper |
Published: |
2023
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Implementation of low-cost reconfigurable external mixed-signal VLSI circuit testing system
by: Islam S.Z., et al.
Published: (2023) -
Sequential circuit design using Quantum-dot Cellular Automata (QCA)
by: Lim L.A., et al.
Published: (2023) -
LFSR based hybrid pattern scheme achieving low power dissipation and high fault coverage
by: Islam S.Z., et al.
Published: (2023) -
Develop adjustable edge holding mechanism for vacuum circuit breaker extraction system
by: Muhd Khairul Fadzli Abd Ghani
Published: (2024) -
Test chip and substrate design for flip chip microelectronic package thermal measurements
by: Goh, Teck Joo, et al.
Published: (2014)