Design and analysis of Floating Point divider
As the advances of VLSI technology, low power design has become an important topic in VLSI design. Scaling down supply voltage is an effective way for power reduction because of its quadratic relationship to dynamic power. The objective of this project is to design and analysis of floating point d...
Saved in:
Main Author: | Siti Aminah Hussen |
---|---|
Other Authors: | Nazuhusna Khalid (Advisor) |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1972 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Device Characterization of 0.8-µm CMOS Technology
by: Kooh, Roy Jinn Chye
Published: (2000) -
Design and analysis of Floating Point multiplier
by: Zariah Asari
Published: (2008) -
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
by: Norsaifulrudin Mat Zuki
Published: (2008) -
SOI based nanowire single-electron transistors: design, simulation and process development
by: Uda Hashim, et al.
Published: (2008) -
A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
by: Hasliza, A. Rahim@Samsuddin, et al.
Published: (2009)