Low Power Multiplier Accumulator (MAC) unit using Multiple Threshold CMOS
Recently, there has been an increasing demand for portable, battery-operated devices like cellular phones and notebook computers. Scaling causes sub-threshold leakage currents to become a large component of total power consumption. Hence, Multiple Threshold CMOS (MTCMOS) has emerged as a promising...
Saved in:
Main Author: | Tang Fhan Thin |
---|---|
Other Authors: | Rizalafande Che Ismail (Advisor) |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1929 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Comparison of delays between 4-bits ripple-carry adder and 4-bits carry look-ahead adder using logical effort method
by: Siti Nurhanani, Che Yahaya
Published: (2015) -
Comparison of Speed on 5 Adder Architectures
by: Norina Mohd Yusoff
Published: (2008) -
High speed six operands 16-bits carry save adder
by: Awatif Hashim
Published: (2008) -
8-bits X 8-bits modified Booth 1’s complement multiplier
by: Norafiza Salehan
Published: (2008) -
Design and realization of a high Speed Multiplier Accumulator (MAC) unit for low power applications
by: Mohd Nazri Md Rejab
Published: (2008)