Cover Image

A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor

This study explores dimensional optimization at different high logic-level voltages for six silicon nanowire transistor (SiNWT)-based static random-access memory (SRAM) cell. This study is the first to demonstrate diameter and length of nanowires with different logic voltage level (Vdd) optimization...

Full description

Saved in:

Bibliographic Details
Main Author:	Hashim, Yasir
Format:	Article
Language:	English English
Published:	American Scientific Publishers 2017
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://umpir.ump.edu.my/id/eprint/15045/1/16JNN-12608.pdf http://umpir.ump.edu.my/id/eprint/15045/7/ftech-yasir-2017.pdf http://umpir.ump.edu.my/id/eprint/15045/ https://doi.org/10.1166/jnn.2017.12608
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2018)

Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
by: Naif, Yasir Hashim
Published: (2013)

Characterization of silicon nanowire transistor
by: Al Ariqi, Hani Taha, et al.
Published: (2019)

A new factor for fabrication technologies evaluation for silicon nanowire transistors
by: Hashim, Yasir, et al.
Published: (2020)

Current–voltage characteristics of a silicon nanowire transistor
by: Taghi Ahmadi, Mohammad, et al.
Published: (2009)

P-type silicon nanowire transistor modeling and simulation
by: Fallahpour, Amir Hossein
Published: (2009)

Performance evaluation of 14 nm FinFET-Based 6T static random access memory cell functionality for DC and transient analysis
by: Wong, Kien Liong, et al.
Published: (2018)

The analysis of soft error in static random access memory and mitigation by using transmission gate
by: FARHANA, MOHAMAD ABDUL KADIR, et al.
Published: (2024)

Temperature characteristics of silicon nanowire transistor depending on oxide thickness
by: AlAriqi, Hani Taha, et al.
Published: (2019)

Temperature sensitivity of silicon nanowire transistor based on channel length
by: AlAriqi, Hani Taha, et al.
Published: (2019)

Arithmetic logic unit design for silicon nanowire field-effect transistors logic
by: Mohd. Munir Zahari, Nor Hafizah
Published: (2015)

Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020)

Etching Effect On The Formation Of Silicon Nanowire Transistor Patterned By AFM Lithography.
by: Abdullah, A. Makarimi, et al.
Published: (2010)

Nanowire NMOS Logic Inverter Characterization
by: Naif, Yasir Hashim
Published: (2016)

Silicon nanowire field-effect transistor (SiNWFET) and its circuit level performance
by: Bahador, Siti Norazlin
Published: (2014)

Optimization of n-channel silicon nanowire field effect transistor using Taguchi method
by: Wahab, Nurul Eryana
Published: (2018)

Investigation of parasitic capacitance in 14nm twin silicon nanowire field effect transistor
by: Johari, Zaharah, et al.
Published: (2018)

Modeling the effects of phonon scattering in carbon nanotube and silicon nanowire field-effect transistors
by: Chin, Huei Chaeng
Published: (2015)

A New Simulation Model for Nanowire-CMOS Inverter Circuit
by: Naif, Yasir Hashim
Published: (2016)

Study in Design of 32 X 4Bit Static Random Access Memory (SRAM)
by: Nor Bashariah Muhamad Bakhtiar
Published: (2008)

Optimization of n-MOS 6T nanowire SRAM bit cell based on nanowires ratio of SiNWTs
by: Hashim, Yasir, et al.
Published: (2020)

Phonon scattering effects in drain-current model of carbon nanotube and silicon nanowire field-effect transistors
by: Chin, Huei Chaeng, et al.
Published: (2016)

Non-ballistic Modeling Transport of Phonon Scattering in Carbon Nanotube and Silicon Nanowire Field-Effect Transistors
by: Chin, H. C., et al.
Published: (2016)

Carbon nanotube and silicon nanowire nanoscale field effect transistor modeling
by: Ahmadi, Mohammad Taghi
Published: (2010)

Silicon carbide (SiC) as non-volatile random access memory (NVRAM) material
by: Cheong, Kuan Yew, Dr.
Published: (2011)

Performance evaluation of silicon nanowire gate-all-around field-effect transistors and their dependence of channel length and diameter
by: Bahador, Siti Norazlin, et al.
Published: (2015)

Carbon Nanotube Field Effect Transistor and Resistive Random Access Memory based 2-bit Ternary Comparator
by: Zahoor, F., et al.
Published: (2021)

Development of automated neighborhood pattern sensitive faults syndrome generator for static random access memory
by: Rusli, Julie Roslita
Published: (2011)

March-based diagnosis algorithm for static random-access memory stuck-at faults and transition faults
by: Mat Isa, Masnita
Published: (2012)

Low-dimensional silicon nanowire (SINM) conductance model
by: Ahmadi, Mohammad Taghi, et al.
Published: (2013)

Fault Analysis And Test For Bridge Defect In Resistive Random Access Memory
by: Arshad, Norsuhaidah
Published: (2016)

Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
by: Larki, Farhad
Published: (2012)

Analytical study of carriers in silicon nanowires
by: Ahmadi, Mohammad Taghi, et al.
Published: (2009)

Effect of TMAH etching duration on the formation of silicon nanowire transistor patterned by AFM nanolithography
by: Sabar Hutagalung, D., et al.
Published: (2012)

Effect Of Tetramethylammonium Hydroxide (TMAH) Etchant On The Formation Of Silicon Nanowires Transistor Patterned By Atomic Force Microscopy (AFM) Lithography
by: Lew, Kam Chung
Published: (2011)

Quasi-one-dimensional performance and benchmarking of CMOS-based multichannel carbon nanotube versus nanowire field-effect transistor models
by: Chin, Huei Chaeng, et al.
Published: (2015)

Carbon nanotube field effect transistor (CNTFET) and resistive random access memory (RRAM) based ternary combinational logic circuits
by: Zahoor, Furqan, et al.
Published: (2021)

Carbon nanotube field effect transistor (Cntfet) and resistive random access memory (rram) based ternary combinational logic circuits
by: Zahoor, F., et al.
Published: (2021)

Carbon Nanotube Field Effect Transistor (CNTFET) and Resistive Random Access Memory (RRAM) based ternary combinational logic circuits
by: Zahoor, Furqan, et al.
Published: (2021)

Silicon Nanowires
by: Uda, Hashim, Prof. Dr., et al.
Published: (2010)