A Performance Comparison Study on Multiplier Designs
This study investigates the relative performances of Array, Wallace, Dadda and Reduced Area multipliers for several synthesis optimization modes. All multiplier designs were modeled in Verilog HDL and synthesized based on the TSMC 0.35-micron ASIC Design Kit standard cell library. Performance d...
Saved in:
| Main Authors: | , , , |
|---|---|
| 格式: | Article |
| 出版: |
2010
|
| 主题: | |
| 在线阅读: | http://eprints.utp.edu.my/4988/3/stamp.jsp%3Ftp%3D%26arnumber%3D5716117%26tag%3D1 http://eprints.utp.edu.my/4988/ |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|