Power-aware through-silicon-via minimization by partitioning finite state machine with datapath
This paper proposes an extended Finite State Machine with Datapath (FSMD) partitioning that performs three-dimensional (3D) high level synthesis (HLS) with objectives to minimize the number of through-silicon-via (TSV) and to equip the synthesized system with power gating capability to save power. T...
محفوظ في:
| المؤلفون الرئيسيون: | , , , |
|---|---|
| التنسيق: | Conference or Workshop Item |
| منشور في: |
Institute of Electrical and Electronics Engineers Inc.
2016
|
| الموضوعات: | |
| الوصول للمادة أونلاين: | http://eprints.utm.my/id/eprint/73108/ https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983419729&doi=10.1109%2fISCAS.2016.7538954&partnerID=40&md5=33ab547ae1e73ef425675a417f226e92 |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
| الملخص: | This paper proposes an extended Finite State Machine with Datapath (FSMD) partitioning that performs three-dimensional (3D) high level synthesis (HLS) with objectives to minimize the number of through-silicon-via (TSV) and to equip the synthesized system with power gating capability to save power. The original FSMD partitioning was proposed for conventional low-power 2D system and was only employed before HLS. Our extended FSMD partitioning problem is formulated using integer linear programming (ILP) to minimize TSVs under constraints of footprint area, power limit, number of die stacks and HLS rules. Case study has been conducted on Discrete Cosine Transform (DCT) circuit to evaluate the effectiveness of the proposed method in terms of number of TSVs and power dissipation. Besides, power gating capability is verified and analyzed. |
|---|