Systolic array architecture and its application in finite impulse response filter design
This project presents the methodology involved in mapping a computing algorithm onto Systolic Array (SA) architecture and its implementation in designing a high computational throughput Finite Impulse Response (FIR) filter. As in many applications of Digital Signal Processing (DSP), FIR filtering re...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 语言: | English |
| 出版: |
2013
|
| 主题: | |
| 在线阅读: | http://eprints.utm.my/id/eprint/33298/5/EzdianiIdayuKadirMFKE2013.pdf http://eprints.utm.my/id/eprint/33298/ |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|