Systolic array architecture and its application in finite impulse response filter design
This project presents the methodology involved in mapping a computing algorithm onto Systolic Array (SA) architecture and its implementation in designing a high computational throughput Finite Impulse Response (FIR) filter. As in many applications of Digital Signal Processing (DSP), FIR filtering re...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2013
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/id/eprint/33298/5/EzdianiIdayuKadirMFKE2013.pdf http://eprints.utm.my/id/eprint/33298/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|