Nano-scale VLSI clock routing module based on useful-skew tree algorithm
Clock routing is critical in nano-scale VLSI circuit design. Clock routing needs to be precise to minimize circuit delay. Clock signals are strongly affected by technology scaling, the long global interconnect lines become highly resistive as line dimensions are decreased. The control of clock skew...
Saved in:
Main Authors: | Eik Wee, Chew, Heng Sun, Ch'ng, Shaikh-Husin, Nasir, Hani, Mohamed Khalil |
---|---|
Format: | Article |
Language: | English |
Published: |
School of Postgraduate Studies, UTM
2006
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/1687/1/sh-nasir05_Nano_scale_VLSI.pdf http://eprints.utm.my/id/eprint/1687/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Zero skew clock routing for fast clock tree generation
by: Reaz, Mamun Ibn, et al.
Published: (2008) -
Fast clock tree generation using exact zero skew clock routing algorithm
by: Reaz, Mamun Ibn, et al.
Published: (2009) -
A computer aided design software module for clock tree synthesis in very large scale integration design
by: Chew, Eik Wee
Published: (2008) -
Simultaneous routing and buffer insertion algorithm for minimizing interconnect delay in VLSI layout design
by: Husin, Nasir Shaikh, et al.
Published: (2008) -
Accelerating graph algorithms with priority queue processor
by: Heng Sun, Ch'ng, et al.
Published: (2006)