A comparison of electrical performance analysis between nanoscale double-gate and gate-all-around nanowire mosfet
The Double-Gate and Gate-all-Around are said to be the promising candidates to pursue Complementary-Metal-Oxide Semiconductor scaling. When the device is scaled down, several problems arise such as the short-channel effect, excessive transistor gate leakage and power consumption. The purpose o...
Saved in:
Main Author: | Kosmani, Nor Fareza |
---|---|
Format: | Thesis |
Language: | English English English |
Published: |
2020
|
Subjects: | |
Online Access: | http://eprints.uthm.edu.my/1051/1/24p%20NOR%20FAREZA%20KOSMANI.pdf http://eprints.uthm.edu.my/1051/3/NOR%20FAREZA%20KOSMANI%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/1051/2/NOR%20FAREZA%20KOSMANI%20WATERMARK.pdf http://eprints.uthm.edu.my/1051/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Vertical double gate MOSFET for nanoscale device with fully depleted feature
by: Riyadi, Munawar A., et al.
Published: (2009) -
Fabrication Of Submicron HEMT Mushroom Gate Structure Using Electron Beam Lithography And Its Characterization
by: Yusof, Ashaari
Published: (2008) -
Temperature characteristics of Gate all around nanowire channel Si-TFET
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2021) -
Temperature Impact on The ION/IOFF Ratio of Gate
All Around Nanowire TFET
by: Agha, Firas Natheer Abdul-kadir, et al.
Published: (2020) -
Electrical characterization of N-MOS and P-MOS Junctionless Gate-All-Around (GAA) MOSFET for an inverter application
by: Ho, Kok Pow, et al.
Published: (2021)