Current-Voltage Analysis of Nanoscale Planar and Vertical MOSFET Incorporating Dielectric Pocket
Characterization of nanoscale planar and vertical metal-oxide-semiconductor field effect transistor incorporating dielectric pocket (DP-MOSFET) is demonstrated by using numerical simulation. Vertical MOSFET is one solution to shrink the channel length (Lg) into nanometer regime. The comparison betwe...
Saved in:
Main Authors: | Mohammed Napiah, Zul Atfyi Fauzan, Ja'afar, Abd Shukur |
---|---|
Format: | Article |
Language: | English |
Published: |
Penerbit Universiti, UTeM
2011
|
Subjects: | |
Online Access: | http://eprints.utem.edu.my/id/eprint/8532/1/V3N2-05%2841-46%29.pdf http://eprints.utem.edu.my/id/eprint/8532/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and characterization of nanoscale metal -oxide- semiconductor field effect transistor incorporating dielectric pocket
by: Mohammed Napiah, Zul Atfyi Fauzan
Published: (2009) -
Process and Characterization of Strained Silicon MOSFET Incorporating Dielectric Pocket (SDP-MOSFET)
by: Mohammed Napiah, Zul Atfyi Fauzan, et al.
Published: (2011) -
Scaling and numerical simulation analysis of 50 nm MOSFET incorporating dielectric pocket (DP-MOSFET)
by: M. N., Zul Atfyi Fauzan, et al.
Published: (2008) -
Scaling and numerical simulation analysis of 50nm MOSFET incorporating dielectric pocket (DP-MOSFET)
by: Ismail, Razali, et al.
Published: (2007) -
Characterization of 50 nm MOSFET with dielectric pocket
by: Fauzan, Zul Atfyi, et al.
Published: (2007)