Pareto ANOVA Analysis For Two-stage Op-amp By Using CMOS 0.18 µm
This paper presents Pareto ANOVA analysis technique as an alternative analysis to analyze the selected optimization parameters in two-stage op-amp. Three input parameters and two output parameters based on standard L_27 (3^13) in Taguchi method have been used for optimization processes. Three input...
Saved in:
Main Authors: | Mohd Chachuli, Siti Amaniah, Fasyar, Puteri Nor Aznie, Soin, Norhayati, Mohammad Karim, Nissar, Yusop, Norbayah |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier Ltd
2014
|
Online Access: | http://eprints.utem.edu.my/id/eprint/13155/1/pareto_anova.pdf http://eprints.utem.edu.my/id/eprint/13155/ https://www.sciencedirect.com/science/article/abs/pii/S1369800114001061#! https://doi.org/10.1016/j.mssp.2014.02.035 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
by: Norsaifulrudin Mat Zuki
Published: (2008) -
Low Voltage CMOS Schmitt Trigger In 0.18μm Technology
by: Arith, Faiz, et al.
Published: (2013) -
Coherent effect on LOCOS and STI technique for 0.18 µm CMOS technology using Taurus Workbench
by: Wan Shafie Wan Sulaiman
Published: (2008) -
16-bit fault tolerant sparse Kogge Stone Adder using 0.18µm CMOS technology
by: Chang, Chin Kai, et al.
Published: (2020) -
Design Of 0.18-µm CMOS Voltage Controlled Oscillator (VCO) For 2.45ghz IOT Application
by: Tan, Hui Wen
Published: (2018)