Numerical investigation of channel width variation in junctionless transistors performance
Double gate junctionless (DGJLT) transistor, as a pinch off device, was previously fabricated. In this letter, the impact of channel width variation on behaviour of the device is studied by means of 3D-TCAD simulation tool. In this matter, the transfer characteristics, energy band diagram (valence/c...
Saved in:
Main Authors: | Dehzangi, Arash, Larki, Farhad, Yeop Majlis, Burhanuddin, Hamidon, Mohd Nizar, N V Visvanathan, P. Susthitha Menon, Jalar @ Jalil, Azman, Islam, Md. Shabiul, Md. Ali, Sawal Hamid |
---|---|
Format: | Conference or Workshop Item |
Language: | English |
Published: |
IEEE
2013
|
Online Access: | http://psasir.upm.edu.my/id/eprint/69155/1/Numerical%20investigation%20of%20channel%20width%20variation%20in%20junctionless%20transistors%20performance.pdf http://psasir.upm.edu.my/id/eprint/69155/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Study of the side gate junctionless transistor in accumulation region
by: Dehzangi, Arash, et al.
Published: (2016) -
Effect of geometric parameters on the performance of p-type junctionless lateral gate transistors
by: Larki, Farhad, et al.
Published: (2014) -
A simulation study of thickness effect in performance of double lateral gate junctionless transistors
by: Larki, Farhad, et al.
Published: (2013) -
Dependency of electrical characteristics on nano gap variation in pinch off lateral gate transistors
by: Larki, Farhad, et al.
Published: (2014) -
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
by: Larki, Farhad
Published: (2012)