Pinch-off effect in p-type double gate and single gate junctionless silicon nanowire transistor fabricated by atomic force microscopy nanolithography
The spark of aggressive scaling of transistors was started after the Moors law on prediction of device dimensions. Recently, among the several types of transistors, junctionless transistors were considered as one of the promising alternative for new generation of nanotransistors. In this work, we in...
Saved in:
Main Authors: | Larki, Farhad, Dehzangi, Arash, Hassan, Jumiah, Abedini, Alam, Saion, Elias, Hutagalung, Sabar D., Abdullah, A. Makarimi, Hamidon, Mohd. Nizar |
---|---|
Format: | Article |
Language: | English |
Published: |
Trans Tech Publications
2013
|
Online Access: | http://psasir.upm.edu.my/id/eprint/30403/1/Pinch.pdf http://psasir.upm.edu.my/id/eprint/30403/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
by: Dehzangi, Arash, et al.
Published: (2013) -
Simulation of transport in laterally gated junctionless transistors fabricated by local anodization with an atomic force microscope
by: Larki, Farhad, et al.
Published: (2013) -
Study the characteristic of p-type junction-less side gate silicon nanowire transistor fabricated by atomic force microscopy lithography
by: Dehzangi, Arash, et al.
Published: (2011) -
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
by: Larki, Farhad
Published: (2012) -
Study of the side gate junctionless transistor in accumulation region
by: Dehzangi, Arash, et al.
Published: (2016)