Improved series resistance model for CMOS ESD diodes
Compact diode models normally available in commercial simulators like Spectre or HSPICE do not scale the series resistance with P-N distance. The standard diode models scale with drawn area, assuming the current is vertical. However the diodes used for ESD protection in CMOS are operating as lateral...
Saved in:
Main Authors: | Kamal, N.B., Kordesch, A.V., Ahmad, I.B. |
---|---|
Format: | |
Published: |
2017
|
Online Access: | http://dspace.uniten.edu.my:8080/jspui/handle/123456789/5263 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Improved series resistance model for CMOS ESD diodes
by: Kamal N.B., et al.
Published: (2023) -
Characterization of reticle esd threshold voltage measurement for CMOS semiconductor manufacturing
by: Razman, Harriman
Published: (2022) -
ESD improvement in P-i-N diode through introducing a lighter and deeper anode junction
by: See, J. H., et al.
Published: (2017) -
ESD improvement in P-i-N diode through introducing a lighter and deeper anode junction
by: See, J. H., et al.
Published: (2017) -
Electrostatic discharge (ESD) improvement to reduce customer complaint
by: Rahman, Muhd Ambri, et al.
Published: (2010)