Performance Optimization in Network-on-Chip (NoC) Architecture
The escalating complexity of System-on-Chips (SoCs) has resulted bottleneck network communications within the chips thus diminishing its performance. Networks-on-Chip (NoC) was proposed as a paradigm to solve these complications in network communications. As for NoC, the issue arises in designing th...
Saved in:
Main Authors: | Nurbaizura, Ramji, Asrani, Lit |
---|---|
格式: | 图书 |
语言: | English |
出版: |
LAP LAMBERT Academic Publishing
2014
|
主题: | |
在线阅读: | http://ir.unimas.my/id/eprint/41657/1/nurbaizura.pdf http://ir.unimas.my/id/eprint/41657/ |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Network Partitioning & IP Placement in Network-on-Chip (NoC) : M/M/1/B Markov Chain Modelling
由: Asrani, Lit
出版: (2012) -
Network Partitioning & IP Placement in Network-on-Chip (NoC)
:M/M/1/B Markov Chain Modelling
由: Asrani, Lit
出版: (2012) -
Power Optimization in NoC by using Network Partitioning Approach
由: Norfaeiza, Sedi, et al.
出版: (2014) -
Power and Area Optimization in NoC by using Tailor Made Partitioning
由: Asrani, Lit, et al.
出版: (2016) -
Performance Optimization in Network-on-Chip : Multi Level Network Partitioning Approach
由: Asrani, Lit, et al.
出版: (2016)