Cover Image

Performance Optimization in Network-on-Chip (NoC) Architecture

The escalating complexity of System-on-Chips (SoCs) has resulted bottleneck network communications within the chips thus diminishing its performance. Networks-on-Chip (NoC) was proposed as a paradigm to solve these complications in network communications. As for NoC, the issue arises in designing th...

Full description

Saved in:
Bibliographic Details
Main Authors: Nurbaizura, Ramji, Asrani, Lit
Format: Book
Language:English
Published: LAP LAMBERT Academic Publishing 2014
Subjects:
QA75 Electronic computers. Computer science
Online Access:http://ir.unimas.my/id/eprint/41657/1/nurbaizura.pdf
http://ir.unimas.my/id/eprint/41657/
Tags: Add Tag
No Tags, Be the first to tag this record!
id my.unimas.ir.41657
record_format eprints
spelling my.unimas.ir.416572023-04-12T02:25:18Z http://ir.unimas.my/id/eprint/41657/ Performance Optimization in Network-on-Chip (NoC) Architecture Nurbaizura, Ramji Asrani, Lit QA75 Electronic computers. Computer science The escalating complexity of System-on-Chips (SoCs) has resulted bottleneck network communications within the chips thus diminishing its performance. Networks-on-Chip (NoC) was proposed as a paradigm to solve these complications in network communications. As for NoC, the issue arises in designing the topological structure of the on-chip network which fulfilled the application requirements. Therefore, Network Partitioning technique is proposed to obtain the optimal design of networks based on its performance. The performance of NoC is measured through several metrics namely average queue size, waiting time and packet loss. To validate the efficiency, this technique is applied in a case study of MPEG-4 video application. It is expected that the proposed technique is an optimistic way in enhancing the performance of NoC compared to other well known techniques. LAP LAMBERT Academic Publishing 2014-02-23 Book PeerReviewed text en http://ir.unimas.my/id/eprint/41657/1/nurbaizura.pdf Nurbaizura, Ramji and Asrani, Lit (2014) Performance Optimization in Network-on-Chip (NoC) Architecture. LAP LAMBERT Academic Publishing. ISBN 978-3-659-52335-9
institution Universiti Malaysia Sarawak
building Centre for Academic Information Services (CAIS)
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Malaysia Sarawak
content_source UNIMAS Institutional Repository
url_provider http://ir.unimas.my/
language English
topic QA75 Electronic computers. Computer science
spellingShingle QA75 Electronic computers. Computer science
Nurbaizura, Ramji
Asrani, Lit
Performance Optimization in Network-on-Chip (NoC) Architecture
description The escalating complexity of System-on-Chips (SoCs) has resulted bottleneck network communications within the chips thus diminishing its performance. Networks-on-Chip (NoC) was proposed as a paradigm to solve these complications in network communications. As for NoC, the issue arises in designing the topological structure of the on-chip network which fulfilled the application requirements. Therefore, Network Partitioning technique is proposed to obtain the optimal design of networks based on its performance. The performance of NoC is measured through several metrics namely average queue size, waiting time and packet loss. To validate the efficiency, this technique is applied in a case study of MPEG-4 video application. It is expected that the proposed technique is an optimistic way in enhancing the performance of NoC compared to other well known techniques.
format Book
author Nurbaizura, Ramji
Asrani, Lit
author_facet Nurbaizura, Ramji
Asrani, Lit
author_sort Nurbaizura, Ramji
title Performance Optimization in Network-on-Chip (NoC) Architecture
title_short Performance Optimization in Network-on-Chip (NoC) Architecture
title_full Performance Optimization in Network-on-Chip (NoC) Architecture
title_fullStr Performance Optimization in Network-on-Chip (NoC) Architecture
title_full_unstemmed Performance Optimization in Network-on-Chip (NoC) Architecture
title_sort performance optimization in network-on-chip (noc) architecture
publisher LAP LAMBERT Academic Publishing
publishDate 2014
url http://ir.unimas.my/id/eprint/41657/1/nurbaizura.pdf
http://ir.unimas.my/id/eprint/41657/
_version_ 1762965693100195840
score 13.211869

Similar Items