Network Partitioning & IP Placement in Network-on-Chip (NoC) :M/M/1/B Markov Chain Modelling
Among the hardest problem in Networks-on-Chip (NoC) design is to customize the topological structure of the on-chip network in order to fulfill application demand on minimal possible cost. The area cost of NoC is cut down by using Network Partitioning methods where it splits the large network into s...
保存先:
第一著者: | Asrani, Lit |
---|---|
フォーマット: | 図書 |
言語: | English |
出版事項: |
LAP LAMBERT Academic Publishing
2012
|
主題: | |
オンライン・アクセス: | http://ir.unimas.my/id/eprint/41651/1/Network%20Partitioning%20%26%20IP%20Placement.pdf http://ir.unimas.my/id/eprint/41651/ |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料
-
Network Partitioning & IP Placement in Network-on-Chip (NoC) : M/M/1/B Markov Chain Modelling
著者:: Asrani, Lit
出版事項: (2012) -
Network partitioning and IP placement in network on chip
著者:: Lit, Asrani
出版事項: (2012) -
Power Optimization in NoC by using Network Partitioning Approach
著者:: Norfaeiza, Sedi, 等
出版事項: (2014) -
Performance Optimization in Network-on-Chip (NoC) Architecture
著者:: Nurbaizura, Ramji, 等
出版事項: (2014) -
Power and Area Optimization in NoC by using Tailor Made Partitioning
著者:: Asrani, Lit, 等
出版事項: (2016)