Evaluating NoC and WiNoC Architectures for Multicore Architecture Performance
To mitigate potential scalability challenges in future many-core architectures’ on-chip communication systems, the wireless Network-on-Chip (WiNoC) design concept has arisen as a compelling choice. It offers a viable approach to address these issues effectively. This paper delves into an extensive...
Saved in:
Main Authors: | Asrani, Lit, Nazreen, Junaidi, Shamsiah, Suhaili, Shirley, Rufus, Nor Asrina, Ramlee, Fariza, Mahyan |
---|---|
Format: | Proceeding |
Language: | English |
Published: |
IEEE
2024
|
Subjects: | |
Online Access: | http://ir.unimas.my/id/eprint/46766/1/Evaluating_NoC_and_WiNoC_Architectures_for_Multicore_Architecture_Performance.pdf http://ir.unimas.my/id/eprint/46766/ https://ieeexplore.ieee.org/document/10474757 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A closed loop control based power manager for WiNoC architectures
by: Rusli, Mohd. Shahrizal, et al.
Published: (2014) -
Performance Optimization in Network-on-Chip (NoC) Architecture
by: Nurbaizura, Ramji, et al.
Published: (2014) -
Performance Analysis of Distance-Based Wireless Transceiver Placement for Wireless NoCs with Deterministic Routing
by: Asrani, Lit, et al.
Published: (2024) -
Performance and energy evaluation of dynamic adaptive deterministic routing algorithm for multicore architectures
by: Asrani, Lit, et al.
Published: (2024) -
A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures
by: Mineo, Andrea, et al.
Published: (2015)