FPGA based Twofish Algorithm
This paper presents the architecture of Twofish algorithm implemented with field programmable gate array (FPGA). Twofish is one of the five finalists in AES contest. It is a 128-bit block cipher and can operate with variable key lengths of 128, 192 and 256 bits. This project only focused on 128 bits...
保存先:
主要な著者: | Muhammad Imran, Ahmad, Mohd Nazrin, Md Isa, Abdul Halis, Abdul Aziz, Mohd Fisol, Osman |
---|---|
フォーマット: | Working Paper |
言語: | English |
出版事項: |
Universiti Malaysia Perlis
2009
|
主題: | |
オンライン・アクセス: | http://dspace.unimap.edu.my/xmlui/handle/123456789/6231 |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料
-
Design of Cryptographic Hardware Module Using FPGA
著者:: Muhammad Imran, Ahmad, 等
出版事項: (2009) -
FPGA based control IC for multilevel inverter
著者:: Muhammad Imran, Ahmad, 等
出版事項: (2009) -
Design and implementation of fail -recover operation for embedded system based FPGA
著者:: M. Sabri, Salim, 等
出版事項: (2012) -
Enhance FIR implementation on FPGA using Systolic approach for fast processing and better throughput
著者:: Poovaneswaran, Murugasan
出版事項: (2016) -
FPGA based control circuit for single phase inverter
著者:: Muhammad Imran, Ahmad, 等
出版事項: (2009)