SOI based nanowire single-electron transistors: design, simulation and process development
Link to publisher's homepage at http://www.unimap.edu.my/ ; Open access only applicable for vol. 1; issue 1, 2008.
Saved in:
Main Authors: | Uda Hashim, A. Rasmi, Samsudi Sakrani |
---|---|
格式: | Article |
语言: | English |
出版: |
Universiti Malaysia Perlis
2008
|
主题: | |
在线阅读: | http://dspace.unimap.edu.my/xmlui/handle/123456789/2383 |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Design of 100nm single-electron transistor (SET) by 2D TCAD simulation
由: Amiza, Rasmi, et al.
出版: (2009) -
Design and analysis of low power using Sleepy Stack and Zig-Zag technique
由: Wan Nurul Liyana Wan Zulkefle
出版: (2008) -
Coherent effect on LOCOS and STI technique for 0.18 µm CMOS technology using Taurus Workbench
由: Wan Shafie Wan Sulaiman
出版: (2008) -
Device Characterization of 0.8-µm CMOS Technology
由: Kooh, Roy Jinn Chye
出版: (2000) -
Electrical characterization of 0.15µm CMOS Transistor using TSUPREM-4 and MEDICI
由: Low Pooi Lam
出版: (2008)