表紙画像

SOI based nanowire single-electron transistors: design, simulation and process development

Link to publisher's homepage at http://www.unimap.edu.my/ ; Open access only applicable for vol. 1; issue 1, 2008.

保存先:

書誌詳細
主要な著者:	Uda Hashim, A. Rasmi, Samsudi Sakrani
フォーマット:	論文
言語:	English
出版事項:	Universiti Malaysia Perlis 2008
主題:	Integrated circuits Silicon Transistors Nanostructured materials Single-electron transistors Integrated circuits > Very large scale integration
オンライン･アクセス:	http://dspace.unimap.edu.my/xmlui/handle/123456789/2383
タグ:	タグ追加タグなし, このレコードへの初めてのタグを付けませんか!

類似資料

Design of 100nm single-electron transistor (SET) by 2D TCAD simulation
著者:: Amiza, Rasmi, 等
出版事項: (2009)

Design and analysis of low power using Sleepy Stack and Zig-Zag technique
著者:: Wan Nurul Liyana Wan Zulkefle
出版事項: (2008)

Coherent effect on LOCOS and STI technique for 0.18 µm CMOS technology using Taurus Workbench
著者:: Wan Shafie Wan Sulaiman
出版事項: (2008)

Device Characterization of 0.8-µm CMOS Technology
著者:: Kooh, Roy Jinn Chye
出版事項: (2000)

Electrical characterization of 0.15µm CMOS Transistor using TSUPREM-4 and MEDICI
著者:: Low Pooi Lam
出版事項: (2008)

A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
著者:: Hasliza, A. Rahim@Samsuddin, 等
出版事項: (2009)

Improvement of SiGe HBT Design and Technology Performance using Device Simulation
著者:: Nurradila Ramlan
出版事項: (2008)

Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
著者:: Norsaifulrudin Mat Zuki
出版事項: (2008)

Nano patterning of cone dots and nano constrictions of negative e-beam resist for single electron transistor fabrication
著者:: Sutikno, Madnasri, 等
出版事項: (2009)

The performance study of two genetic algorithm approaches for VLSI Macro-Cell layout area optimization
著者:: Hasliza, A. Rahim@Samsuddin, 等
出版事項: (2009)

SOI Single-Electron Transistors (SET) design and process development
著者:: Amiza, Rasmi, 等
出版事項: (2009)

Algorithmic implementation to achieve high speed mathematical addition on Silicon for 128 bits and larger
著者:: Weng, Fook Lee
出版事項: (2009)

Electrical characterization of 0.13µm CMOS Transistor using TSUPREM-4 and MEDICI
著者:: Rusnita Rafee
出版事項: (2008)

Study on diffusivity of Gallium dopant in Silicon using Spin On Dopant (SOD) technique
著者:: Mohd Rosydi Zakaria
出版事項: (2008)

Heterogeneous integration on si platform: Emerging nanoelectronics for 'more-than-moore' and 'beyond CMOS' approaches
著者:: Abdul Manaf, Hashim, Prof. Dr., 等
出版事項: (2013)

Design and analysis of Floating Point divider
著者:: Siti Aminah Hussen
出版事項: (2008)

Design, simulation and process development for Sol Single-Electron Transistor (SET) fabrication
著者:: Amiza, Rasmi
出版事項: (2019)

Single-Electron Transistors (SET): literature review
著者:: Amiza, Rasmi, 等
出版事項: (2008)

Single-Electron Transistors (SET): literature review
著者:: Amiza, Rasmi, 等
出版事項: (2008)

Heteregeneous integration on Si platfotform: emerging nanoelectronics for 'More-than-Moore' and 'Beyond CMOS approaches'
著者:: Abdul Manaf, Hashim, Engr. Assoc. Prof., 等
出版事項: (2013)

The study of the effect of MOS transistor scaling on the critical device parameters
著者:: Zazurina Abd Rahman
出版事項: (2008)

Reproducibility of silicon single electron quantum dot transistor
著者:: Uda, Hashim, 等
出版事項: (2009)

A 1.5 V, 0.85-13.35 GHZ MMIC low noise amplifier design using optimization technique
著者:: Arjuna, Marzuki, 等
出版事項: (2010)

Fabrication Of 50 µm transistor and AlNiAu interconnection process
著者:: Shaffie Husin
出版事項: (2008)

Fabrication and simulation of PNP Bipolar transistor based on Spin On Dopant technique and Electrical characterization
著者:: Siti Nursyida Azuddin
出版事項: (2008)

Ultra high capacity Microdrive, HDD
著者:: Anon
出版事項: (2009)

My-MS unveils 'world class' smartcard chip
著者:: Raslan Sharif
出版事項: (2009)

Designing Intel board in Kulim
著者:: David Tan
出版事項: (2008)

Quantum Dot Single Electron Transistor: Design and Fabrication
著者:: Uda, Hashim, Prof. Dr., 等
出版事項: (2010)

Electrical characterization of 0.13 µm NMOS transistor with Retrograde Well and Halo Implant Structure Respectively
著者:: Anas Redzuan, Mokhtar
出版事項: (2008)

Analysis of the deposited carbon during Electron Beam Induced Deposition (EBID) in Scanning Electron Microscope using Secondary Ion Mass Spectrometry (SIMS)
著者:: Nur Liana Kamal
出版事項: (2008)

The Effect of Process Parameters on Metal Step Coverage for Aluminum by Evaporation Technique
著者:: Noraishah Azman
出版事項: (2008)

Standard cell library evaluation and optimization for near-threshold voltage operation
著者:: Lim, Yang Wei
出版事項: (2022)

Simulation on Parameter and Characteristics Extraction Between Two Simulation Packages (Synopsys and PSpice)
著者:: Nor Aznin Sakrani
出版事項: (2008)

Simulation of Ion Implantation using Monte Carlo Method for Investigation on Ion Trajectories
著者:: Zainab Ramli
出版事項: (2008)

Simulation Of 0.35 Um NMOS Process Based on UniMAP Cleanroom Facilities
著者:: Izny Atikah Ahmad Fahmi
出版事項: (2008)

Cost-efficient standard cell library timing and power validation techniques
著者:: Al-Frajat, Jaafar Khadair Kadam
出版事項: (2015)

Gate Oxide Integrity (GOI) Characterization For Deep Submicron CMOS Device
著者:: Norain Mohd Saad
出版事項: (2008)

Resistive sensor array readout circuit for foot plantar pressure measurement system
著者:: Talib, Dayang Nurul Nahar
出版事項: (2017)

Implementation of low-cost reconfigurable external mixed-signal VLSI circuit testing system
著者:: Islam S.Z., 等
出版事項: (2023)