The study of the effect of MOS transistor scaling on the critical device parameters
Since the invention of transistors some 30 years ago, CMOS devices have been scale down aggressively in each technology generations to achieve higher integration density and performance. The device shrinkage allow denser circuits, more functions per floor space, more complicated and integrated desig...
Saved in:
主要作者: | Zazurina Abd Rahman |
---|---|
其他作者: | Ramzan Mat Ayub (Advisor) |
格式: | Learning Object |
语言: | English |
出版: |
Universiti Malaysia Perlis
2008
|
主题: | |
在线阅读: | http://dspace.unimap.edu.my/xmlui/handle/123456789/2342 |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Fabrication Of 50 µm transistor and AlNiAu interconnection process
由: Shaffie Husin
出版: (2008) -
Electrical characterization of 0.15µm CMOS Transistor using TSUPREM-4 and MEDICI
由: Low Pooi Lam
出版: (2008) -
Electrical characterization of 0.13 µm NMOS transistor with Retrograde Well and Halo Implant Structure Respectively
由: Anas Redzuan, Mokhtar
出版: (2008) -
The effect of Phosphorous implant in converting the Enhancement Mode Transistor into Depletion Mode Transistor
由: Hazian, Mamat
出版: (2008) -
Simulation Of 0.35 Um NMOS Process Based on UniMAP Cleanroom Facilities
由: Izny Atikah Ahmad Fahmi
出版: (2008)