The study of the effect of MOS transistor scaling on the critical device parameters
Since the invention of transistors some 30 years ago, CMOS devices have been scale down aggressively in each technology generations to achieve higher integration density and performance. The device shrinkage allow denser circuits, more functions per floor space, more complicated and integrated desig...
保存先:
第一著者: | Zazurina Abd Rahman |
---|---|
その他の著者: | Ramzan Mat Ayub (Advisor) |
フォーマット: | Learning Object |
言語: | English |
出版事項: |
Universiti Malaysia Perlis
2008
|
主題: | |
オンライン・アクセス: | http://dspace.unimap.edu.my/xmlui/handle/123456789/2342 |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料
-
Fabrication Of 50 µm transistor and AlNiAu interconnection process
著者:: Shaffie Husin
出版事項: (2008) -
Electrical characterization of 0.15µm CMOS Transistor using TSUPREM-4 and MEDICI
著者:: Low Pooi Lam
出版事項: (2008) -
Electrical characterization of 0.13 µm NMOS transistor with Retrograde Well and Halo Implant Structure Respectively
著者:: Anas Redzuan, Mokhtar
出版事項: (2008) -
The effect of Phosphorous implant in converting the Enhancement Mode Transistor into Depletion Mode Transistor
著者:: Hazian, Mamat
出版事項: (2008) -
Simulation Of 0.35 Um NMOS Process Based on UniMAP Cleanroom Facilities
著者:: Izny Atikah Ahmad Fahmi
出版事項: (2008)