An efficient modified booth multiplier architecture
Link to publisher's homepage at http://ieeexplore.ieee.org/
Saved in:
Main Authors: | Razaidi, Hussin, Ali Yeon, Md Shakaff, Prof. Dr., Norina, Idris, Zaliman, Sauli, Prof. Dr., Rizalafande, Che Ismail, Afzan, Kamarudin |
---|---|
其他作者: | shidee@unimap.edu.my |
格式: | Working Paper |
語言: | English |
出版: |
Institute of Electrical and Electronics Engineers (IEEE)
2012
|
主題: | |
在線閱讀: | http://dspace.unimap.edu.my/xmlui/handle/123456789/19693 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
An efficient modified booth multiplier architecture
由: Razaidi, Hussin
出版: (2012) -
Improved booth encoding for reduced area multiplier
由: Hussin, R., et al.
出版: (2009) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
由: Wan Hasan, Wan Zuha
出版: (2000) -
High speed 8-bits x 8-bits Wallace Tree multiplier
由: Tajul Hamimi Harun
出版: (2008) -
Design and realization of a high Speed Multiplier Accumulator (MAC) unit for low power applications
由: Mohd Nazri Md Rejab
出版: (2008)