Design and analysis of low power using Sleepy Stack and Zig-Zag technique
Now days the design of CMOS becomes greater where the number of transistor in design increased largely. However there are some problem that occurs during the excellent design and the increasing of transistor where the leakage power also increased. Furthermore, the leakage power that occurs makes t...
Saved in:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Learning Object |
| 語言: | English |
| 出版: |
Universiti Malaysia Perlis
2008
|
| 主題: | |
| 在線閱讀: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1949 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
成為第一個發表評論!