8-bits X 8-bits modified Booth 1’s complement multiplier
With advances in technology, many researchers have tried and are trying to design multipliers which offers either of following – high speed, low power consumption, regularity of layout and hence less area or even combination of them in one multiplier, thus making them suitable for various high speed...
Saved in:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Learning Object |
| 语言: | English |
| 出版: |
Universiti Malaysia Perlis
2008
|
| 主题: | |
| 在线阅读: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1934 |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|