Implementation of 128/256 bit data bus microprocessor core on FPGA
Link to publisher's homepage at http://www.icgst.com
Saved in:
Main Authors: | Weng, Fook Lee, Ali Yeon, Md. Shakaff, Prof. Dr. |
---|---|
Other Authors: | seanlee@emersysdesign.com |
Format: | Article |
Language: | English |
Published: |
International Congress for global Science and Technology (ICGST)
2011
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/11392 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Implementing a large data bus VLIW microprocessor
by: Lee, Weng Fook, et al.
Published: (2009) -
Research of large bit size superscalar pipeline VLIW microprocessor
by: Lee, Weng Fook, et al.
Published: (2009) -
A novel large-bit-size architecture and microarchitecture for the implementation of Superscalar Pipeline VLIW microprocessors
by: Lee, Weng Fook
Published: (2008) -
Algorithmic implementation to achieve high speed mathematical addition on Silicon for 128 bits and larger
by: Weng, Fook Lee
Published: (2009) -
Bus operation, quality service and the role of bus provider and driver
by: Munzilah, Md. Rohani, et al.
Published: (2013)