Cover Image

RELIABILITY-EVALUATION OF NANOSCALE CIRCUIT DESIGN USING BAYESIAN NETWORKS

As transistors are scaled down to nanometer dimension, their performances and behaviors become less predictable. Designing reliable circuit or systems using these nano-transistors (nano-circuits or systems) post new challenges and require paradigm shift in design techniques, process and flow. Relia...

Full description

Saved in:
Bibliographic Details
Main Author: KHALID, USMAN
Format: Thesis
Language:English
Published: 2012
Online Access:http://utpedia.utp.edu.my/3315/1/USMAN_KHALID.pdf
http://utpedia.utp.edu.my/3315/
Tags: Add Tag
No Tags, Be the first to tag this record!
id my-utp-utpedia.3315
record_format eprints
spelling my-utp-utpedia.33152017-01-25T09:41:09Z http://utpedia.utp.edu.my/3315/ RELIABILITY-EVALUATION OF NANOSCALE CIRCUIT DESIGN USING BAYESIAN NETWORKS KHALID, USMAN As transistors are scaled down to nanometer dimension, their performances and behaviors become less predictable. Designing reliable circuit or systems using these nano-transistors (nano-circuits or systems) post new challenges and require paradigm shift in design techniques, process and flow. Reliability must be designed into the nano-circuit or systems. Inter-stage and intra-stage (priors) reliability of a designed circuit must be measured during design process so that design could be changed to increase the overall reliability of the nano-circuit or system. Existing reliability evaluation schemes such as Probabilistic Gate Model (PGM), Boolean Difference Error-based Calculator (BDEC), Probabilistic Transfer Matrix (PTM) and Bayesian Network (BN) evaluate the overall or cumulative reliability of a given circuits however only BN has the features to be used to evaluate the priors stage reliability which has never been explored before. Hence, this thesis presents the work that exploit BN capability to measure priors reliability of few standard circuits such as Full Adders and Decoders. Using BN with prior analysis, it was found that priors with large number of gates to have low reliability which subsequently contributed to the low overall reliability of the test circuit. In this research work the inputs of nanoscale circuits have also been modelled as probabilistic digital inputs (PDIs). The Monte Carlo simulation is applied to model PDIs in nanoscale circuits using BN. The results show that the lower values of PDIs gave low reliability values for the test circuits which means low logic input values are more sensitive and error prone to the reliability of the circuit. 2012-03 Thesis NonPeerReviewed application/pdf en http://utpedia.utp.edu.my/3315/1/USMAN_KHALID.pdf KHALID, USMAN (2012) RELIABILITY-EVALUATION OF NANOSCALE CIRCUIT DESIGN USING BAYESIAN NETWORKS. Masters thesis, UNIVERSITI TEKNOLOGI PETRONAS.
institution Universiti Teknologi Petronas
building UTP Resource Centre
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Teknologi Petronas
content_source UTP Electronic and Digitized Intellectual Asset
url_provider http://utpedia.utp.edu.my/
language English
description As transistors are scaled down to nanometer dimension, their performances and behaviors become less predictable. Designing reliable circuit or systems using these nano-transistors (nano-circuits or systems) post new challenges and require paradigm shift in design techniques, process and flow. Reliability must be designed into the nano-circuit or systems. Inter-stage and intra-stage (priors) reliability of a designed circuit must be measured during design process so that design could be changed to increase the overall reliability of the nano-circuit or system. Existing reliability evaluation schemes such as Probabilistic Gate Model (PGM), Boolean Difference Error-based Calculator (BDEC), Probabilistic Transfer Matrix (PTM) and Bayesian Network (BN) evaluate the overall or cumulative reliability of a given circuits however only BN has the features to be used to evaluate the priors stage reliability which has never been explored before. Hence, this thesis presents the work that exploit BN capability to measure priors reliability of few standard circuits such as Full Adders and Decoders. Using BN with prior analysis, it was found that priors with large number of gates to have low reliability which subsequently contributed to the low overall reliability of the test circuit. In this research work the inputs of nanoscale circuits have also been modelled as probabilistic digital inputs (PDIs). The Monte Carlo simulation is applied to model PDIs in nanoscale circuits using BN. The results show that the lower values of PDIs gave low reliability values for the test circuits which means low logic input values are more sensitive and error prone to the reliability of the circuit.
format Thesis
author KHALID, USMAN
spellingShingle KHALID, USMAN
RELIABILITY-EVALUATION OF NANOSCALE CIRCUIT DESIGN USING BAYESIAN NETWORKS
author_facet KHALID, USMAN
author_sort KHALID, USMAN
title RELIABILITY-EVALUATION OF NANOSCALE CIRCUIT DESIGN USING BAYESIAN NETWORKS
title_short RELIABILITY-EVALUATION OF NANOSCALE CIRCUIT DESIGN USING BAYESIAN NETWORKS
title_full RELIABILITY-EVALUATION OF NANOSCALE CIRCUIT DESIGN USING BAYESIAN NETWORKS
title_fullStr RELIABILITY-EVALUATION OF NANOSCALE CIRCUIT DESIGN USING BAYESIAN NETWORKS
title_full_unstemmed RELIABILITY-EVALUATION OF NANOSCALE CIRCUIT DESIGN USING BAYESIAN NETWORKS
title_sort reliability-evaluation of nanoscale circuit design using bayesian networks
publishDate 2012
url http://utpedia.utp.edu.my/3315/1/USMAN_KHALID.pdf
http://utpedia.utp.edu.my/3315/
_version_ 1739831026830540800
score 13.211869

Similar Items