Vlsi design of 16-bit decimation filter for sigma-delta adc
Saved in:
Main Author: | Muhammad Arif Abdul Rahim Izam Kamis, Abdul Azim Ayub |
---|---|
Format: | Article |
Published: |
2018
|
Online Access: | http://eprints.utm.my/id/eprint/83777/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Low power CIC filter design for Delta Sigma ADC / Siva Kumaaran and Lee Lini
by: Kumaaran, Siva, et al.
Published: (2018) -
Design of 8-bit SAR-ADC CMOS
by: Hassan, Hur A., et al.
Published: (2009) -
14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation
by: Khoo, Matthew Kah Wen
Published: (2022) -
An efficient first order sigma delta modulator design
by: Amin, N., et al.
Published: (2017) -
Sigma delta modulation for multilevel inverter
by: Choe, Felani Stefanzie @ Felani Syahnizam
Published: (2010)