Systematic tuning procedure for analog design reuse methodology
Shrinking transistor is undeniably important especially to reduce fabrication cost and to increase power efficiency of electronic devices. However, as fabrication technology progresses into deep submicron process, analog circuit design complexity grows significantly together with the increase in des...
Saved in:
Main Author: | Adnan, Ahmad Faisal |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/50681/25/AhmadFaisalAdnanMFKE2014.pdf http://eprints.utm.my/id/eprint/50681/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Second-stage tuning procedure for analogue CMOS design reuse methodology
by: Adnan, A. F. B., et al.
Published: (2012) -
Analog ic design of the digital to analog converter in 0.5um CMOS technology / Norsyidah Abdullah
by: Abdullah, Norsyidah
Published: (2006) -
Design for testability for complementary metal oxide semiconductor analog circuit to detect parametric variation of gate leakage
by: Ibrahim, Muhammad Faisal
Published: (2009) -
Plant Controller Tuning: Investigation of Tuning Method
by: Mohamad Yasser Bin Mohammed Anuar, Mohamad Yasser
Published: (2010) -
Low power design techniques for analog circuit
by: Zainudin, Faez Hazwan
Published: (2017)