An Experimental Study Of Combinational Logic Circuit Minimization Using Firefly Algorithm
Combinatorial logic circuit minimization is usually done using Karnaugh’s Map or Boolean equation. This paper presents an application of Firefly Algorithm to design combinational logic circuit in which the objective function is to minimize the total number of gates used. Then, the algorithm is bench...
Saved in:
| Main Authors: | , , , , , , , |
|---|---|
| 格式: | Conference or Workshop Item |
| 語言: | English |
| 出版: |
2014
|
| 主題: | |
| 在線閱讀: | http://eprints.utem.edu.my/id/eprint/13783/1/004_CRUSC-17-21.pdf http://eprints.utem.edu.my/id/eprint/13783/ |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|