A Cost And Power Efficient Ddr4/Gddr5x/Gddr5 Transmitter With 3-Tap Equalizer
The demand on memory bandwidth has been increasing due to the rapid development in graphics intensive applications and big data analytics. Limited of the I/O and thermal densities, widening of data bus is no longer a feasible option for increasing memory bandwidth. Therefore, high-speed DDR transmit...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 语言: | English |
| 出版: |
2016
|
| 主题: | |
| 在线阅读: | http://eprints.usm.my/41304/1/NG_HOONG_CHIN_24_Pages.pdf http://eprints.usm.my/41304/ |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
成为第一个发表评论!