A Study On Power Reduction Techniques For Comparator Based On Body Biasing
The growth of portable electronic devices in consumer market has led to the innovation of low power design. Furthermore, the scaling down of CMOS process technology has increased the transistor density. As a result, the device has higher functionality but more power is consumed per area unit. Hence...
Saved in:
Main Author: | Osman, Nor Fatihah |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://eprints.usm.my/40745/1/NOR_FATIHAH_BINTI_OSMAN_24_Pages.pdf http://eprints.usm.my/40745/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Clock Gating Technique For Power Reduction In Digital Design
by: Khor, Peng Lim
Published: (2012) -
Improved Techniques For Power
Consumption Reduction In
Portable Two-Way Radio
by: Adrian, Lim Hooi Jin
Published: (2013) -
Self-Biased Folded Cascode Instrumentation Amplifier Using Chopper Technique For Ecg
by: Lau, Jun Giap
Published: (2015) -
High Speed Low Power CMOS Comparator using Forward Body Bias Technique in 0.13 µm Technology
by: Sohiful Anuar, Zainol Murad, et al.
Published: (2018) -
An Electro-Optical Technique For The Measurement Of Temperature Of High Potential Bodies.
by: Ajmal, Ms T, et al.
Published: (2006)