A programmable CMOS delay line for wide delay range generation and duty-cycle adjustability
A programmable CMOS delay line circuit with microsecond delay range and adjustable duty cycle is proposed. Through circuit simulation, approximately 2µs delay range can be achieved using 10-bit counter operating at a clock frequency of 500MHz. Utilising synchronous counters instead of synchronous la...
Saved in:
Main Authors: | Abdulrazzaq, Bilal Isam, Abdul Halin, Izhal, Lee, Lini, Mohd Sidek, Roslina, Md Yunus, Nurul Amziah |
---|---|
格式: | Article |
語言: | English |
出版: |
Universiti Putra Malaysia Press
2017
|
在線閱讀: | http://psasir.upm.edu.my/id/eprint/55852/1/15-JTS%28S%29-0129-2016-4thProof.pdf http://psasir.upm.edu.my/id/eprint/55852/ http://www.pertanika.upm.edu.my/Pertanika%20PAPERS/JST%20Vol.%2025%20(S)%20Feb.%202017/15-JTS(S)-0129-2016-4thProof.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design of a sub-picosecond jitter with adjustable-range CMOS delay-locked loop for high-speed and low-power applications
由: Abdulrazzaq, Bilal Isam, et al.
出版: (2016) -
Design of a wide-range CMOS digital delay line with sub-picosecond jitter for image sensor applications
由: Abdulrazzaq, Bilal Isam
出版: (2016) -
Sub-picosecond jitter resolution wide range digital delay line for SoC integration
由: Abdulrazzaq, Bilal Isam, et al.
出版: (2015) -
A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance
由: Abdulrazzaq, Bilal Isam, et al.
出版: (2016) -
Non-linearity in wide dynamic range CMOS image sensors utilizing a partial charge transfer technique
由: Shafie, Suhaidi, et al.
出版: (2009)